List of Messages |
PROCESS(clk) BEGIN IF falling_edge(clk) THEN state <= write; ELSE state <= idle; END IF; END PROCESSBecause the signal does not hold its value outside its controlling clock edge, Quartus Prime Integrated Synthesis cannot infer a register for the signal that matches the simulated behavior of the design.
PROCESS(rst,clk) BEGIN IF rst='1' THEN state <= idle; ELSIF falling_edge(clk) THEN state <= write; END IF; END PROCESS
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.