List of Messages |
CAUSE: In a VHDL Design File (.vhd) at the specified location, you used the specified item as a range. However, you did not correctly specify the item as a range.
ACTION: Correct the range in terms of the restrictions described in the IEEE Std 1076-1993 IEEE Standard VHDL Language Reference Manual.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.