List of Messages |
CAUSE: At the specified location in a VHDL Design File (.vhd), you used a based literal. However, you specified a base that is less than 2 or more than 16.
ACTION: Specify a base between 2 and 16, inclusive.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.