List of Messages |
CAUSE: In a VHDL Design File (.vhd) at the specified location, you used the undefined range symbol (<>) in a subtype indication. However, the subtype indication must have a defined range for the subtype. For example, you may have already constrained the subtype.
ACTION: Change the undefined range symbol in the subtype indication to a defined range.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.