List of Messages |
CAUSE: In a VHDL Design File (.vhd) at the specified location, the named formal parameter is already associated with an actual parameter. A likely reason for this is that the formal is a constant generic or input parameter to which you are now assigning a full value.
ACTION: Check your parameter lists for the above possibilities, and correct the statement.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.