List of Messages |
CAUSE: In a Process Statement at the specified location in a VHDL Design File (.vhd), you used more than one Wait Statement. However, a Process Statement must contain only one Wait Statement.
ACTION: Remove all but one Wait Statement from the Process Statement. If you want, create new Process Statements for each Wait Statement you removed.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.