List of Messages |
CAUSE: In an expression at the specified location in a VHDL design file (.vhd), you attempted to divide by an expression whose value is 0.
ACTION: Make sure the expression in the denominator is not 0 or an expression that reduces to 0.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.