List of Messages |
CAUSE: In a VHDL Design File (.vhd) at the specified location, you used an interface object of mode LINKAGE. However, Quartus Prime Integrated Synthesis cannot read or update the value of the interface object because you did not use the interface object as an actual for a formal interface object of mode LINKAGE.
ACTION: Make sure the interface object is an actual for a formal interface object, and that the mode of both interface objects is LINKAGE.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.