List of Messages |
CAUSE: In an assertion statement at the specified location in a VHDL design file (.vhd), you used an assertion expression that evaluates to False. The specified text contains the report string associated with the assertion.
ACTION: Change your design so that the assertion expression evaluates to True, or remove the assertion from your design altogether.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.