List of Messages |
CAUSE: In a VHDL Design File (.vhd) at the specified location, you associated the specified formal port with an expression. However, the formal port has the specified mode, which is not IN. Only a formal port with mode IN can be associated with expressions.
ACTION: Associate a single port or signal with the formal port, or change the formal port's mode to IN.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.