List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used the system call $signed or $unsigned. You either did not specify any arguments or specified two or more arguments. Both of the calls require exactly one argument.
ACTION: Make sure the system call has exactly one argument.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.