List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a real number as the condition to check in a conditional operator (?:) expression. Although Verilog HDL supports real numbers in conditional operator expressions, the Quartus Prime software does not support the use of real numbers in conditional operator expressions.
ACTION: Make sure the conditional operator expression does not contain real numbers.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.