List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a Parallel Block, which is a block surrounded by Fork and Join Statements. Although Verilog HDL supports Parallel Blocks, the Quartus Prime software does not support Parallel Blocks, and ignores all statements between the Fork and Join Statements.
ACTION: Edit the design to remove the Parallel Blocks. You can replace Parallel Blocks with one or more Sequential Blocks, possibly inside separate Always Constructs.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.