List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you have used a non-constant operand, such as a reg, with an operator that requires only constant operands in the Quartus Prime software.
ACTION: Modify the design to use a different operator, or change the operand to a constant value.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.