List of Messages |
CAUSE: In a defparam statement at the specified location in a Verilog Design File (.v), you used the specified defparam to override a parameter on a target instance that was instantiated inside another instance in the current hierarchy. Such defparams are referred to as cross-hierarchy defparams because they do not override a parameter on an instance that was directly instantiated by the current hierarchy. Though Verilog HDL supports cross-hierarchy defparams, Quartus Prime Integrated Synthesis does not. All defparams in a defparam statement must override parameters on instances that are directly instantiated by the module containing the defparam statement.
ACTION: Override the parameter value using a defparam statement in the module that contains the target instance.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.