List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used an `undef Compiler Directive for the specified macro name; however, the specified macro is a predefined macro and cannot be undefined.
ACTION: Remove the `undef directive.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.