List of Messages |
CAUSE: In a Gate Instantiation at the specified location in a Verilog Design File (.v), you instantiated the specified gate but left one of the terminals unconnected. This error could also be caused by accidentally using two commas instead of one.
ACTION: Connect all the terminals in the Gate Instantiation, and remove any accidental duplicate commas.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.