List of Messages |
CAUSE: In a Module Instantiation at the specified location in a Verilog Design File (.v), you used more ports than the number of ports specified in the Module Definition.
ACTION: Make sure the Module Instantiation uses no more ports than the number of ports specified in the Module Definition.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.