List of Messages |
CAUSE: In a Verilog Design File (.v), a syntax error occurred near the end of the file at the specified location. For example, this error may occur if required punctuation, such as a semicolon or parenthesis, is missing at the end of the file.
ACTION: Check for and fix syntax errors at the end of the file. The error message will report possible expected syntactical elements.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.