List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a Don't Care (X) or High Impedance (Z) value in defining a range. However, a range represents a number of bits, so an X or Z value is not legal for a range specification.
ACTION: Edit the design so all values in range specifications evaluate to a constant integer.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.