List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a floating-point value when defining a range. Because a range represents a number of bits, a real number value is not legal in a range.
ACTION: Make sure all values in the range specification evaluate to an integer.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.