List of Messages |
CAUSE: In a Verilog Design File (.v), you instantiated a module and connected to a port of the module with the specified name. However, the declaration of the module you instantiated does not declare a port with the specified name.
ACTION: Check the declaration of the module instantiation for declared port names.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.