List of Messages |
CAUSE: In a module declaration at the specified location in a Verilog Design File (.v), you attempted to create an explicit (named) port using the specified port identifier. However, you have already used the specified port identifier to declare another explicit port in the module's list of ports. All explicit port identifiers must be unique.
ACTION: Assign a unique name to each explicit port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.