List of Messages |
CAUSE: In a Verilog HDL Module Instantiation at the specified location in a Verilog Design File (.v), you specified a Module Instance Parameter Value Assignment to override one or more specified parameters for the instance; however, no parameters have been defined for the module.
ACTION: Edit the Module Declaration to define parameters or remove the parameter overrides that are specified in the Module Instance Parameter Value Assignment.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.