List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you assigned a value directly to a nonvariable; however, a value must not be assigned to a nonvariable.
ACTION: Remove the assignment or create a new variable for the assignment.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.