List of Messages |
CAUSE: In a generate loop at the specified location in a Verilog Design File (.v), you used a loop condition that does not evaluate to a constant true or false during elaboration. Verilog HDL requires generate loop conditions to be a constant expression.
ACTION: Remove from the loop condition any references to non-constant objects such as variables and nets.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.