List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you attempted to reference an entire array. Verilog HDL does not support references or assignments to all or part of an array, only to individual elements in an array.
module mem_fixed(x); output [1:0] x; reg mem1bit[1:0]; always begin x[1] = mem1bit[1]; x[0] = mem1bit[0]; end endmodule
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.