List of Messages |
CAUSE: In a Verilog Design File (.v), you instantiated a module and connected to the module using an Ordered Part Connect List. However, the number of port connections you connected to the instance exceeds the number of ports declared by the Module Declaration.
ACTION: Check the declaration of the Module Instantiation for the number of ports declared.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.