List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used the specified index for the specified array, but the index is not within the bounds of the range specified for the array.
ACTION: Change the index so it is within the range of the array, or change the range of the array to include the index.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.