List of Messages |
CAUSE: In a Net Declaration or Register Declaration at the specified location in a Verilog Design File (.v), you specified a vector of multibit values, such as a vector of integers like integer [0:3] int_vec. Verilog HDL does not support vectors of multibit values.
ACTION: Change the multibit vector into an array. For example, you could change integer [0:3] int_vec into integer int_vec [0:3].
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.