List of Messages |
CAUSE: In a Verilog Design File (.v), you redeclared the specified port with a type that is incompatible with the specified direction of the port. In Verilog HDL, input and inout ports must have a Net type. Output ports must have a Net type or an Output Variable type, for example "time" or "integer".
ACTION: Specify a legal type for the specified port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.