List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you declared one or more objects with the specified type. You also specified a range in the object declaration. However, Quartus Prime Integrated Synthesis does not support ranges for objects with integer, real, time, or realtime types.
ACTION: Remove the range or modify the declared type of the object(s).
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.