List of Messages |
CAUSE: In a Verilog Design File (.v), you used an expression whose value does not match the specified requirement. For example, the expression may be required to return a constant value or a positive value.
ACTION: Modify the expression or change the value of the operands to match the requirement.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.