List of Messages |
CAUSE: You defined the specified macro name on the command line or in the Analysis & Synthesis settings. However, the macro name contains the specified illegal character.
ACTION: Use legal characters and correct syntax for Verilog macro names.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.