List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a binary operator in a real number expression; however, the operator you used is not supported for real number expressions. Although, Quartus Prime Integrated Synthesis supports arithmetic functions in real number expressions, it does not support bit-wise and logical operations in real number expressions.
ACTION: Edit the design to use an integer or reg variable type if you require bit-wise operations.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.