List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a hierarchical name to reference a signal in another hierarchy. The Quartus Prime software does not allow you to reference an internal signal of another module.
ACTION: Change the design to reference only signals that are declared within the current module, or its inputs.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.