List of Messages |
CAUSE: In a Function Declaration at the specified location in a Verilog Design File (.v), you specified both a range and a type; however, you must not set both range and type for a Function Declaration.
ACTION: Remove either the range or the type specification in the Function Declaration.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.