List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used declared a module with the specified name. However, you previously declared another module with the same name. You cannot declare the same module twice.
ACTION: Remove the duplicate module declaration, or change its name.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.