List of Messages |
CAUSE: You used the specified SystemVerilog feature in a Verilog Design File (.v); however, you did not enable SystemVerilog extensions for this file by specifying SystemVerilog_2005 as its Verilog Input Version .
ACTION: Set the Verilog Input Version for the file to SystemVerilog_2005 or save the file as a SystemVerilog Design File (.sv).
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.