List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you made an assignment to an illegal expression, or an expression that is not supported by the Quartus Prime software.
ACTION: Make sure the assigned expression is a legal expression.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.