List of Messages |
CAUSE: In the specified User-Defined Primitive (UDP) Declaration at the specified location in a Verilog Design File (.v), you used a rising or falling edge; however, rising or falling edges are not allowed in combinational UDPs.
ACTION: Edit the design to remove the rising or falling edge from the specified UDP.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.