List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, Quartus Prime Integrated Synthesis cannot continue processing the specified design unit due to previously listed error messages.
ACTION: Correct the previous errors to continue processing the specified design unit.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.