List of Messages |
CAUSE: In a defparam assignment at the specified location in a Verilog Design File (.v), you attempted to override a parameter on the specified instance of a primitive. However, primitives do not declare parameters.
ACTION: Remove the defparam assignment, or check the primitive instantiation. You may have intended to instantiate a module.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.