List of Messages |
CAUSE: In a Defparam Statement at the specified location in a Verilog Design File (.v), you attempted to change the value of a parameter. However, the Defparam Statement is located within a generate scope, but modifies a parameter that was declared outside the generate scope and outside any hierarchy instantiated within the generate scope. A Defparam Statement in a generate scope can modify only the value of parameters declared within the generate scope or within a generated hierarchy.
ACTION: Remove the Defparam Statement, or change the Defparam Statement so it changes the value of a parameter declared within the generate scope or within a generated hierarchy. Make sure the Defparam Statement does not contain any syntax errors. If you intended to change the value of a parameter within a generated hierarchy, make sure you correctly prefix the parameter name with the name of the generated hierarchy.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.