List of Messages |
CAUSE: In a Module Declaration at the specified location in a Verilog Design File (.v), you specified a port expression using a concatenation, but some of the ports in the concatenation have different directions.
ACTION: Make sure all ports in the concatenation have the same direction.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.