List of Messages |
CAUSE: In a Case Statement at the specified location in a Verilog Design File (.v), you specified more than one default case item.
ACTION: Remove the extra default case items from the Case Statement until it contains no more than one default case item.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.