List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you declared a vector with more than 2**20 bits. Quartus Prime Integrated Synthesis does not support vectors with more than 2**20 bits.
ACTION: Reduce the size of the vector, or declare the vector as an array.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.