List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a user-defined primitive (UDP) declaration; however, the UDP table contains one or more illegal characters.
ACTION: Make sure the UDP table contains no illegal characters.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.