List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you assigned a value to the specified input. However, you cannot assign a value to an input.
ACTION: Remove the assignment to the constant input. If you want, assign the value to a valid object, such as a variable.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.