List of Messages |
CAUSE: In a Verilog Design File (.v) or a VHDL Design File (.vhd), you declared the specified bidirectional port. Later, you made one or more value assignments to the port. However, these assignments indirectly or directly assign the port to itself, which results in an unsupported loop in your design.
ACTION: Examine the assignments to the specified bidirectional port. Remove any assignments that create a loop.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.